Oscillators show 1/f 2 phase noise, which is often benchmarked via a Figure of Merit (FoM). Practical ring oscillators can be close to the theoretical FoM limit of -165dBc/Hz at 290K. In contrast, relaxation oscillators have a better theoretical FoM limit (-169dBc/Hz), but until recently much worse practically achieved values. This paper presents a strategy to design a relaxation oscillator with similar FoM than ring oscillators have, while also featuring a linear frequency-tuning characteristic.
I. INTRODUCTION
Oscillators are important circuits for on-chip frequency synthesis and digital clock generation. They can oscillate autonomously, but are also often locked to an external reference clock via a Phase Locked Loop. LC oscillators are commonly used for phase noise critical high frequency applications, that can live with a limited frequency tuning range (typically 5-20%). They take up an excessive area for lower frequencies, say below 1GHz, where it becomes difficult to realize high-Q coils with sufficiently large inductance. RC oscillators on the other hand can be quite compact, even at lower frequencies. In addition, they feature a large tuning range. Both ring oscillators and relaxation oscillators are forms of 1 RC oscillators [1] . Relaxation oscillators have an important advantage over ring oscillators: they not only feature a large, but also a linear tuning range. A linear control characteristic is often convenient, while being crucial for FM modulation and demodulation with low distortion [2] . Fig. 1 shows a relaxation oscillator topology based on two resistors that alternately charge and discharge capacitor C 1 . The capacitor voltage cycles between a high voltage V H and a low voltage V L controlled by a comparator with hysteresis. Such a resistor-based topology has a period time which linearly depends on resistance and capacitance. If resistors are replaced by current sources, a linearly current controlled frequency can be realized. A study by Navid et al. has shown that the phase noise performance of RC oscillators is fundamentally bound by thermodynamics to a level that is rather poor compared to that of typical LC oscillators [1] . Meeting a phase noise specification with an RC oscillator can thus easily result in high power consumption. To minimize power dissipation, RC oscillator designs that perform near to their theoretical limit are wanted, and this paper pursues this aim for a relaxation oscillator.
To characterize phase noise and jitter, the single-sided power spectral density L(f) is useful (see Appendix A for its exact definition and relation to jitter). Fig. 2 shows L(f) for a typical relaxation oscillator, with three indicated regions. Two "colored" regions, a 1/f 3 region and a 1/f 2 region, are caused by flicker and white noise that gets integrated in the oscillator [3] . Furthermore, white noise can be added directly without integratione.g. white noise in an output buffer contributes a "white noise floor". [1] 3 In a Phase Locked Loop, 1/f 3 noise can often be suppressed significantly by the loop gain [4] and the 1/f 2 noise of the oscillator is the most important timing jitter contribution together with the (usually white) noise of loop-components [4] . The value L(f f-2 ) measured in the 1/f 2 region is thus of crucial importance. To benchmark oscillator phase noise, the "oscillator number" N osc is useful [3] (see eqn. (21) in Appendix A). To quantify 1/f 2 phase noise, taking into account the power consumption of the oscillator core P core , the well-known FoM of eqn. (22) is often used [5] [6] (see Fig. 2 and appendix A). In Fig. 3 , FoM values for RC oscillators are indicated, based on [1] . Practical ring oscillators can be close to the theoretical FoM limit of -165dBc/Hz at 290K. In contrast, relaxation oscillators have a better theoretical FoM limit (-169dBc/Hz), but worse practically achieved values [1] [7] . This can be explained partly by the phase noise contribution of the loop-comparator (cmp osc in Fig. 1) , which is present in a relaxation oscillator to switch been charging and discharging, but is not present in ring oscillators [1] . During the calculation of this theoretical limit in [1] , only the noise of the charging and discharging process was modeled, while comparator noise was neglected. This loop-comparator noise contribution turns out to be significant, and this paper will show how it can be prevented to translate into phase noise. Doing so, we aim to close the phase noise gap between practical relaxation oscillators and ring oscillators. The oscillator circuit and phase noise measurements were earlier reported in [7] , but this paper provides a theoretical foundation, discusses a practical design strategy and reports some additional comparisons of measurements with simulation results.
The contents of this paper are organized as follows. In Section II we show how comparator noise can be prevented from contributing 1/f 2 phase noise. We analyze the remaining fundamental 1/f 2 colored phase noise contributions in a relaxation oscillator, i.e. the white noise of the charging and the discharging mechanism, and develop simple though precise phase noise expressions. Based on these expressions we devise a design strategy to maximize the phase noise performance. In Section III we will describe a new switched-capacitor relaxation oscillator topology [2] based on the developed insight and show that the simple phase noise expressions still hold for this topology. We then describe a transistor implementation in Section IV and explain how it can be designed to perform near to the theoretical FoM limit. In Section V we discuss measurement results, while Section VI draws conclusions.
II. TOWARDS THE THEORETICAL LIMIT OF PHASE NOISE
We will now discuss a technique which can prevent the noise of the oscillator loop-comparator from contributing 1/f 2 phase noise, so that its power consumption can be reduced. We will abandon the general relaxation oscillator topology of Fig. 1 based on resistors and use the topology given in Fig. 4 , based on current sources instead (I-C relaxation oscillator). This topology shows a linear tuning range if the current sources are controlled linearly.
A. Eliminating the comparator noise
In the relaxation oscillator topology of Fig. 4 , the charging mechanism is implemented by current source I 1 that charges capacitor C 1 continuously. As a result, the capacitor voltage V 3 increases linearly in time and when it crosses V M , an active edge is produced at V OUT . When the capacitor voltage subsequently crosses V H , the discharging mechanism is activated which discharges the capacitor by a fixed amount of charge. The discharging mechanism can be implemented by an "one-shot" (monostable circuit) that produces a pulse with fixed time-width in response to a trigger, in combination with an ideal current source I 2 , which is also fixed. Assuming first a situation in which the comparator cmp osc is noiseless, this discharging takes place in the interval [t 1 , t 2 ] in Fig. 4 . Now suppose the comparator cmp osc is noisy, i.e. the discharge pulse does not start at the nominal time t 3 , but at a somewhat shifted instant t 4 as shown in Fig. 4 . Although the discharge ramp voltage is shifted, the rising edge of V OUT still crosses V M at the right time t 6 . Thus the active edge is unaffected and so is the phase noise associated with the rising edge of V OUT . Of course the falling edge is shifted (from t 4 to t 5 ), changing the duty cycle of V OUT . This is acceptable in many applications that only use the rising edge. If a reliable 50% duty is needed, this can be realized adding a divider triggered on rising oscillator edges while doubling the oscillator frequency. Of course, cmp out also adds noise, but this is white noise which is not integrated to 1/f 2 noise (to be discussed later).
In periodic steady-state, the charge flowing into the capacitor during a period of oscillation (T osc ) is equal to the charge flowing out of the capacitor during the same period, i.e. Q in = I 1 T osc = Q out = I 2 T pulse or f osc = I 1 / Q out . By choosing Q out fixed, the oscillation frequency is a linear function of I 1 and independent of the delay and noise of cmp osc . Summarizing, if the discharge packet Q out can be fixed, this technique effectively eliminates the noise contribution of the comparator. More precisely, it prevents the noise of the comparator cmp osc to translate into 1/f 2 colored phase noise, i.e. prevents it to get integrated into the period of oscillation. This technique with one shot resembles the anti-jitter circuit technique [8] , albeit for another application (reject jitter of an incoming clock signal by the use of an Frequency Locked Loop). Taking a skeptic view, one might note that we shifted the problem of the noisy comparator to the oneshot that needs an accurate on-time to keep Q out fixed. We will show in Section III though, that we can apply this technique without the need for this one-shot. Before doing so, we will first calculate the theoretical phase noise performance limit for the circuit in Fig. 4 , which uses current sources instead of resistors and will also devise a FoM-enhancement circuit design strategy.
B. Noise current fed to a capacitor
The noise calculations that will follow all relate to the case where a noise current is fed to a C with parallel "leakage resistor" for some time, which will be analyzed first. In Fig. 5a , we see the RC circuit, which is assumed to be noiseless and initially fully discharged ("reset"). The white noise current i n is modeled by parameter R n,I (see Fig. 5a ; note this is an equivalent noise resistance, not an impedance like R; only in specific cases it will be equal to R). Current i n is fed to the RC network during switch conduction time t sw . The resulting variance of the noise voltage across the capacitor can written as [2] :
where k is the Boltzmann constant, T is the absolute temperature and F n is a dimensionless "excess noise factor", equal to the ratio of the resistance R and the equivalent noise resistance R n,I , i.e. F n = R / R n, I . If the noise current is caused by the same resistance with which it is filtered (e.g. in Fig. 1 ), the noise excess factor will be unity. Fig. 5b contains a plot of (1), in which we see that it takes some time before the variance of the capacitor voltage reaches its steady state value. Only after sufficient time, and if F n =1, the well-known value kT/C arises. Intuitively, this steady-state results because, for a given time interval, the current source on average adds the same amount of noise charge to the capacitor as the resistor removes (charging and discharging noise contributions are then in equilibrium).
C. Minimum period jitter of the oscillator
We will now calculate the minimum period jitter of the relaxation oscillator of Fig. 4 . In this calculation, we presume that the noise sources can be considered small-signal and that the oscillator has reached a periodic steady-state (PSS). As motivated in the introduction, we only consider noise sources that cause 1/f 2 colored phase noise. The period jitter is calculated by accumulating the charge noise contributions to the main capacitor over a nominal oscillation period and converting the resulting voltage variance to time variance via the slew-rate [9] . For a rising edge which produces an output edge, we find:
The minimum period jitter of the oscillator will now be derived applying this to the topology in Fig. 4 , where the jitter contributions of interest are the white noise sources of the charging current source I 1 , the discharging current source I 2 , the comparator cmp osc and the one-shot 2 . The first two contributions are functionally required for timing and will fundamentally limit phase noise. We will show later that the latter two contribution can be eliminated. Evaluating (1) for I 1 and I 2 noise contributions to V C1 , gives:
where R n,I1 and R n,I2 are the equivalent noise resistances of current source I 1 and I 2 , respectively (see also Appendix B). Note that the charging current source I 1 contributes noise during the entire oscillation period T osc , while the discharging current source I 2 contributes only during T pulse . Note also that the upper approximation in (1) becomes exact for a relaxation oscillator containing an ideal current integrator, i.e. for R→ ∞ [2] . As the contributions in (5) are uncorrelated, the total accumulated voltage noise variance can be written as:
In Appendix B we show that for constant current I, reducing noise in a current source requires more voltage headroom ΔV. Moreover, we show that practical MOS-current sources are noisier than a linear resistance, i.e. R n,I < ΔV / I, so that the latter equation should be used for deriving a (best case) theoretical FoM-limit. Doing so, using (4) and Q=CV, the total accumulated charge noise variance in [C 2 ] becomes:
where ΔV 1 and ΔV 2 are the voltage headroom "reserved" to realize current source 1 and 2 (see Fig. 4 ). As periodic steady-state oscillation implies Q in =Q out , the accumulated charge variance (5) can be written as:
Introducing an "effective reserved voltage headroom" ΔV eff :
and combining (2), (6) and (7), the relative period jitter variance can be written as:
We see here that the period jitter due to noise from current sources, expressed as a fraction of the period time, is fundamentally limited by oscillation frequency, the value of the current and the effective voltage headroom available to realize the current sources. Clearly, high ΔV eff is good for jitter and 1/f 2 phase noise, maximizing headroom is crucial.
D. Minimum FoM
We can now also calculate the minimum FoM of the relaxation oscillator of Fig. 4 . In [3] it has been shown that:
where σ J /T osc is the relative period jitter exclusively caused by the white noise sources that translate into 1/f 2 phase noise and where N osc is the oscillated number, obtained from extrapolation of the 1/f 2 phase noise to f osc as indicated in Fig. 2 . Substituting (14) in (8), we get:
Using (10), the FoM in Fig. 2 on linear scale becomes:
Unlike the oscillator number, the FoM is typically bound by thermodynamics. Thus one can define a minimum FoM: FoM min . As P core =V DD I core , it can be written as:
2kT min FoM min FoM (12) As I core includes I 1 by definition, the optimal case occurs for I core =I 1 . Given (7), we conclude that ΔV eff is maximized when ΔV 1 =ΔV 2 =V DD /2. As a result, the minimum FoM of the topology in Fig. 4 
Both (12) and (22) are optimized if ΔV eff is maximized. From the topology in Fig. 4 , we can observe that V DD =ΔV 1 +ΔV 2 +ΔV 3 , in which ΔV 3 is the allowed voltage swing across the capacitor 4 . This leads to the counterintuitive conclusion that the 1/f 2 phase noise performance FoM and ODE of the topology in Fig.  4 is optimized if there is no voltage swing across the capacitor. For most types of oscillators, the oscillation amplitude is important for the 1/f 2 phase noise performance, for instance in LC oscillators [11] . However, for this specific type of relaxation oscillator that contains an ideal current integrator, the oscillation (voltage) amplitude is unimportant for the 1/f 2 phase noise performance. Inspecting (8) gives indicates why: it is the ratio of the stochastic and the deterministic charge contribution to the capacitor that matters. Capacitor size determines oscillation amplitude and the voltage headroom available for the current sources but does not affect this charge ratio. As N osc and FoM are proportional to this charge ratio, while f osc is cancelled combining (8) and (14) [4] , this is not true for the wideband white noise floor. For a given oscillation frequency and waveform, a decrease in amplitude means a decrease in slew-rate, degrading the phase noise floor caused by the voltage-sensing output comparator/buffer cmp out . Once again, note that this "output comparator/buffer" is not in the oscillator loop, hence its decisions are not memorized and integrated to 1/f 2 phase noise (white noise causes white phase noise). Minimizing the white noise floor means maximizing the slew-rate across the capacitor, i.e. maximizing the swing ΔV 3 in Fig. 4 , which compromises the voltage headroom for current sources I 1 and I 2 . We conclude that this particular circuit does not allow for simultaneous optimization of the 1/f 2 and white phase noise. However, we will see in Section III that a change in topology does help.
E. Theoretical FoM limit equal to ring oscillator limit
The previous calculations show that the relaxation oscillator topology of Fig. 4 has a theoretical FoM limit (13) which is in decibel equal to -165dBc/Hz@290K. This phase noise performance limit is 4dB higher than that of the topology of Fig. 1 [1] . To get an intuitive feel for this difference note that the topology of Fig. 4 acts as an ideal current integrator, whereas the topology of Fig. 1 acts as a leaky current integrator, which "forgets" part of the charge noise during operation. Interestingly, the phase noise performance limit of the circuit in Fig. 4 is equal to that of ring oscillators [1] .
F. Design strategy to approach the theoretical FoM limit
Based on the insight developed above, the following design strategy to optimize overall phase noise performance of a relaxation oscillator is proposed: 1) Maximize both ΔV eff /V DD and ΔV 3 , i.e. maximize the voltage headroom reserved for the charging and discharging currents on the one hand (for 1/f 8 other (for white noise). Choose a circuit topology that allows for independent optimization, or, if a trade-off exists, balance noise contributions. 2) Maximize I 1 /I core so that current is mainly spend for the fundamentally required charging function. Remove the avoidable phase noise contribution of the loop comparator cmp osc , which relaxes its bias current requirements. Moreover, as comparator delay now no longer affects the period of oscillation, this will also improve frequency tuning linearity, as in the sawtooth oscillator proposed in [2] [12] [13] .
III. SWITCHED-CAPACITOR RELAXATION OSCILLATOR
We will now develop the switched-capacitor relaxation oscillator topology [7] step-by-step on the basis of the above design strategy. Afterwards we will show that expression (13) and this design strategy also hold for this new relaxation oscillator topology.
Fig. 6: A grounded capacitor is replaced by a charge-tovoltage converter, so that ΔV
and ΔV 3 can be maximized simultaneously.
Fig. 7: Alternative discharging mechanism by a switchedcapacitor, which does not require an accurate one-shot time (current-limited OTA assumed for constant slopes)
A.
Step-by-step development As a first step, take the topology of Fig. 4 and replace the grounded capacitor by a charge-sensing amplifier (CSA), i.e. a charge-to-voltage converter as shown in Fig. 6 . The OTA in this CSA turns capacitor-node V + into a virtual ground node biased to V OTA . This means that ΔV 1 =V DD -V OTA and ΔV 2 =V OTA . Using (7), the maximum of ΔV eff / V DD is 1/4 and is reached by choosing V OTA =V DD /2. The charging current source I 1 is still charging the capacitor, but now via the OTA. As a result, the voltage at node V -decreases linearly and when it crosses V L , comparator cmp osc issues a discharge signal. This signal activates the discharging mechanism which discharges the capacitor by a fixed amount of charge, again via the OTA. The allowed voltage swing across the capacitor can now be maximized as well, i.e. ΔV 3 ≈V DD . Note furthermore that the output comparator/buffer cmp out does not need an additional reference voltage now (which can be noisy) as the capacitor voltage can be sensed differentially. This intermediate topology allows maximizing ΔV eff /V DD and ΔV 3 simultaneously (goal 1 in section II-F).
As a second step, observe that the combination of current I 2 and one-shot time t 2 effectively removes a charge packet I 2 t 2 from capacitor C 1 . Realizing an accurate one-shot time is a challenge especially with low jitter. However, the discharge charge packet can also be implemented by a (switched-) capacitor in combination with the OTA, as shown in Fig. 7 . The operation of this discharging mechanism is as follows. At the beginning of the oscillation period, capacitor C 2 is discharged to ground. When comparator cmp osc issues signal X (discharge C 1 ), capacitor C 2 is connected to node V + (virtual ground node of the OTA) and is charged from 0 to V OTA by current source I 1 together with the OTA. During this action, capacitor C 1 is discharged by a fixed charge packet of C 2 V OTA . Still, as for Fig. 4 , the noise of comparator cmp osc does not matter (see Fig. 7 ).
Although the switched-capacitor topology does not contain a one-shot, it does contain an additional OTA (which can be noisy as well). In Section IV we will show that part of the noise of this OTA is prevented to translate into colored 1/f 2 phase noise by the settling/filtering of capacitor C 2 . In Appendix C, it is shown that the minimal phase noise contribution of this switched-capacitor discharging mechanism is equal to that of the original discharging mechanism so that expression (13) and the design strategy of section II-F still applies. Voltage ΔV 2 can now be interpreted as the allowed voltage swing across capacitor C 2 . Note that for the topology of Fig. 7 still ΔV 1 =V DD -V OTA , ΔV 2 =V OTA and ΔV 3 ≈V DD holds, just like for Fig. 6 . A final improvement step is to reverse the switched-capacitor instead of discharging it to ground, see Fig. 8 . When comparator cmp osc issues a discharge signal, a divide-by-two is toggled (toggle control block) and capacitor C 2 is reversed. C 2 is now charged from -V OTA to +V OTA by current source I 1 and the OTA and capacitor C 1 is discharged by a fixed discharge packet of 2C 2 V OTA (doubled compared to Fig. 7) . This means that ΔV 1 =V DD -V OTA , ΔV 2 =2V OTA and ΔV 3 ≈V DD , i.e. this final topology allows for doubling ΔV 2 and hence ΔV eff / V DD without increasing current consumption (C 1 -discharge time defines the required current, to maintain voltage waveforms of Fig. 7 , C 2 needs to be halved for Fig. 8 ).
In Section IV we will show how a switched-capacitor relaxation oscillator can be implemented without much overhead, but first we coarsely estimate performance. 
B. Comparison of typical phase noise performance
To get some feeling for the practical achievable phase noise performance, consider Fig. 4 and assume V DD is equally divided over charging, discharging and signal swing, i.e. ΔV 1 =ΔV 2 =ΔV 3 =V DD /3, so ΔV eff / V DD = 1/6. The current consumption is at least I core = I 1 , which does not include the current consumption of the one-shot. For the topology of Fig. 8 , as ΔV 1 =V DD -V OTA and ΔV 2 =2V OTA , the maximum of ΔV eff occurs for V OTA =(√2 -1)V DD . A close choice for the OTA reference voltage, which is still nearly optimal and gives easy comparison numbers is V OTA =V DD /3. A practical OTA circuit would furthermore limit the swing across capacitor C 1 , e.g. to ΔV 3 =2V DD /3. This would mean ΔV 1 =ΔV 2 =ΔV 3 =2V DD /3, so ΔV eff / V DD = 1/3. If the OTA is class-A and is able to discharge C 1 in the same time it is charged, an OTA bias-current equal to I 1 is required, i.e. the total core current consumption is at least I core = 2I 1 . Note that this does include all the dominant sources of current consumption, in contrast to the one-shot case in Fig. 4 . Comparing the above predicted phase noise of the two circuits, neglecting the one-shot contribution, we find an equal FoM = -163dBc/Hz at 290K, which is indeed close to the theoretical best value of165dBc/Hz (Fig. 3) . However, to make the phase noise contribution of the one-shot in the topology of Fig. 4 insignificant, its current consumption will be significant, seriously degrading FoM. This in contrast to the calculation for Fig. 8 in which we already accounted for OTA-current. From a FoM perspective, the situation is now somewhat similar to ring oscillators, where the "inverter" transistors not only implement the charging and discharging function, but also the toggling between the two states. Thus there is no additional noise for this "comparator" function as for the circuit in Fig. 8 .
IV. TRANSISTOR IMPLEMENTATION
To demonstrate in practice that we can come close to the theoretical minimum FoM of -165dBc/Hz for I-C relaxation oscillators (eqn.13), we will now design a transistor circuit implementation. Fig. 9 shows a transistor implementation of the switched-capacitor relaxation oscillator topology of Fig. 8 . Component values are equal to the case described in Section III-B, i.e. ΔV 1 =ΔV 2 =ΔV 3 =2V DD /3, meaning ΔV eff =V DD /3. The frequency control linearity and output resistance of current source I 1 should both be high and it is therefore implemented by a long PMOST that is heavily resistively degenerated. The voltage across the resistor is approximately V R1 =V DD /2 and the drain-source voltage is ΔV 1 -V R1 =V DD /6. This thick gate-oxide PMOST allows for both setting V DSsat =V DD /6 and V TUNE =V DD at the maximum oscillation frequency. The noise performance of this current source approaches that of a linear resistance. To tune the oscillation frequency we change V TUNE , i.e. we implement a voltagecontrolled oscillator. However, reducing V TUNE significantly deteriorates the noise performance as we use less ΔV ("throw away" available headroom). Noise performance could be maintained by splitting current source I 1 into many small current sources, all biased at V TUNE =V DD , selecting them digitally (digitally-controlled oscillator). To reduce power consumption during charging, the NMOST in the OTA implementation is biased exclusively by current source
and comparator cmp osc issues a C 1 -discharge signal, current source I 2 in the OTA, implemented by a PMOST, is on for activation time T act < T osc . It supplies a fixed discharging current I 2 =I 1 T osc /T act . As T act is independent of frequency and is not very critical, it was implemented by a fixed RC delay. Note that this RC delay does not have to be accurate as opposed to the pulse width of the one-shot. To allow ΔV 3 =2V DD /3, both the NMOST and PMOST (realizing I 2 ) in the OTA are biased near weak-inversion. Such a basic implementation of the charge-sensing amplifier has some attractive characteristics: it only consumes I 1 , it results in a low excess noise factor and it has a low closed-loop input impedance (1/g m2 ). This input impedance should be low such that the voltage on capacitor C 2 is allowed to settle accurately between the moment that current source I 2 is deactivated and the moment that capacitor C 2 is reversed again (C 2 /g m2 << T osc,min -T act ). The non-linearity of the OTA, i.e. the non-linearity of the gate-source voltage of transistor M 2 versus I 1 in Fig. 9 , can largely compensate the non-linearity of the V TUNE -I 1 relation (assuming square-law devices, they are inverse functions 5 ). Put differently, their effect on oscillation frequency is opposite:
As mentioned briefly in Section III, part of the noise of the OTA is prevented to translate into colored phase noise, namely the noise of I 2 contributed during discharging. To understand why, first note that 5 Only during chip measurements we realized this linearization exists but we didn't design for it. 
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T act , the activation time of current source I 2 , is chosen small enough to allow the voltage on capacitor C 2 to fully settle to V GS2 (I 1 ) during the rest of the oscillation period T osc -T act . During this settling, the noise charge contribution on C 1 originating from discharge current I 2 has enough time to leak away (via output resistances of current sources). By the time capacitor C 2 is reversed again, its contribution to the 1/f 2 colored phase noise can be negligible. This means that only the noise of the NMOST in the OTA implementation contributes to 1/f 2 colored phase noise as further detailed in Appendix C. We will now calculate the process technology and application specific dimensioning. The available 65nm CMOS process sets V DD =1.2V. As we aim to demonstrate low phase noise at high power efficiency, we aim for a low frequency application in which the required power is set by noise requirements, and not by speed requirements. The target application that we used as a proof-of-concept application (a digital audio application) sets f osc,max =12.5MHz and N osc =-151dBc/Hz at 290K, which is equivalent to about 100ppm relative period jitter. According to (10) The oscillator comparator and its reference are designed to consume about 10μA and 5μA, respectively. Fig. 10 shows the transistor implementation of the oscillator loop-comparator (cmp osc in Fig. 9 ). The output comparator/buffer is designed to drive 50Ω phase noise measurement equipment and therefore consumes about 2.5mA, but this could be reduced to 10μA if we would drive an on-chip inverter chain. The circuitry to switch I 2 and reverse C 2 reliably consumes about 5μA. As a result, I core =70μA=2.8I 1 . According to (11) the FoM is expected to be -161.7dBc/Hz at 290K. In terms of the oscillator design efficiency in (22) this means ODE=-4dB, i.e. this implementation of the topology of Fig. 8 shows a 1/f 2 phase noise performance that is only 4dB from its theoretical limit. Further simulation results will now be presented in Section V as well as measurement results.
V. IC IMPLEMENTATION AND MEASUREMENTS
We will now discuss measurements that demonstrate correct functional operation of the oscillator and a noise performance close to the theoretical prediction. Fig. 11 shows the baseline 65nm LP CMOS implementation of the switched-capacitor relaxation oscillator of Fig. 9 . The circuit is measured using a battery supply and probes. Fig. 12 and Fig. 13 show the simulated and measured waveforms respectively. These waveforms differ somewhat, and detailed analysis shows this is because current source I 2 is active for somewhat less than T osc I 1 /I 2 . This can be easily corrected in a re-design and hardly affects the phase noise performance. phase noise than all other noise sources together. The fact that the loop-comparator has high noise is still evident from its high contribution to the white-noise phase noise floor at 1MHz (last column in Fig. 16 ; 66.37% contribution). Fig. 17 shows the measured output spectrum at 12MHz measured with a 1.28V battery. Using the data a 100kHz offset frequency, the FoM is -161dBc/Hz, which fits well to both theory and simulation results mentioned in the previous paragraph. Fig. 18 shows how this FoM varies over the tuning range. The Fig. 9 . Fig. 12 : Simulated waveforms for the oscillator in Fig. 9 . 
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FoM deteriorates for lower oscillation frequencies as expected, as discussed in the first paragraph of section IV. Ten samples have been measured and all have similar FoMs. This FoM is only 4dB from the theoretical limit of this topology and to date still is the best reported one as shown in Fig. 19 (although more recent designs are quite close). It is also similar to that of state-of-the-art ring oscillators [1] (see also Fig. 3) . 14 VI. CONCLUSIONS We have shown that the comparator in an relaxation-oscillator loop can be prevented from contributing to 1/f 2 colored phase noise and degrading control linearity. We described a relaxation oscillator topology that does this in a power-efficient way, leaving only the white noise of the charging and the discharging mechanism to contribute significantly to 1/f 2 phase noise. We derived simple though precise expressions that predict the theoretical phase noise performance limit of these relaxation oscillators and a proposed a design strategy to approach this limit. A 65nm CMOS implementation shows a large and linear frequency tuning range of 1-11MHz. The phase noise FoM is -161dBc/Hz at room temperature, only 4dB from the theoretical limit of this topology. This FoM is similar to that of state-of-the-art ring oscillators, but this relaxation oscillator also features a linear control characteristic.
VII. APPENDICES

A. Jitter and Phase Noise metrics
Timing uncertainty or frequency instability can be described in different ways, and can be related to each other under certain condition that we will summarize briefly here. Suppose we compare an ideal zero-jitter clock with a practical jittery one, where timing deviations compared to the ideal clock are denoted Δt. Three common jitter metrics are now: absolute jitter  A , period jitter  J and adjacent period jitter  J [23] . These refer to the standard deviation of these 0-th, 1 st and 2 nd order differences, respectively: (18) where index N identifies the N-th timing deviation, i.e. the N-th threshold-crossing. Period jitter is sometimes also called cycle-jitter and adjacent period jitter also cycle-to-cycle jitter. Although these jitter metrics are very useful in the time-domain, they do not provide much information regarding the spectral distribution or single-sideband phase noise S  (f). As measuring the amplitude power spectral density S X (f) is often easier, the single-sideband metric L(f) is commonly used, which can be related to S X (f), power of the carrier P s and phase noise as:
where the approximation holds for f crL << f << f c [5] , in which f crL is the linewidth of the oscillator and f c the oscillation frequency. As motivated in the introduction, the 1/f 2 noise often dominates, in which case [5] : 
where f f-2 is equal to a frequency offset somewhere in the 1/f 2 region (see Fig. 2 ) and f osc is the oscillation frequency. The oscillator number can be thought of as an extrapolation of the 1/f 2 region at an offset frequency equal to the oscillation frequency, see Fig. 2 . The oscillator number specifies the 1/f 2 phase noise behavior and provides an indication of how difficult it is to achieve, by normalizing for offset and oscillation frequency. It can also be shown that the oscillator number is equal to the phase diffusion coefficient associated with white noise, i.e. c w in [5] . Normalizing the oscillator number to the power consumption of the oscillator core P core (excluding
